## IN THE CLAIMS

## **CLAIMS**

- (Previously amended) A memory system comprising:

   a memory controller;
   an interface device coupled to the memory controller via a first signal path that is
   permanently terminated at the interface device; and
   a plurality of memory elements removably coupled to the interface device via respective
   second signal paths, each of the second signal paths having a lower data transfer
- 2. (original) The memory system of claim 1 wherein the first signal path comprises a
  plurality of substantially parallel signal lines that extend from a first end at the memory
  controller to a second end at the interface device.

capacity than a data transfer capacity of the first signal path.

- (original) The memory system of claim 2 wherein the plurality of the signal lines is
   disposed within a flexible material to form a flex cable.
- 4. (original) The memory system of claim 2 wherein the first signal path further comprises a plurality of shielding elements disposed adjacent individual signal lines of the plurality of signal lines to shield the individual signal lines from one another.
- 5. (original) The memory system of claim 4 wherein each of the shielding elements is disposed in coaxial alignment with a respective one of the individual signal lines.

03/22/2005 20:55 14082365641 SHEMWELL/MAHAMEDI PAGE 07/14

- 1 6. (original) The memory system of claim 2 wherein the plurality of signal lines comprise
- 2 conductive traces disposed on a printed circuit board.
- 7. (original) The memory system of claim 1 wherein the interface device is implemented in a
- 2 dedicated integrated circuit device.
- 1 8. (original) The memory system of claim I wherein the data transfer capacity of the first
- 2 signal path is at least as great as a sum of the data transfer capacities of the second signal
- 3 paths.
- 9. (original) The memory system of claim 1 wherein the first signal path comprises at least
- 2 one signal line to conduct a first timing signal from the memory controller to the interface
- device, and wherein the interface device includes circuitry to sample signals on the first
- 4 signal path in synchronism with the first timing signal.
- 1 10. (original) The memory system of claim 9 wherein the first timing signal is a clock signal.
- 1 11. (original) The memory system of claim 9 wherein the first timing signal is a strobe signal.
- 1 12. (original) The memory system of claim 9 wherein the second signal paths comprise
- 2 respective signal lines to conduct second timing signals from the interface device to the
- memory elements, and wherein the first timing signal oscillates at greater frequency than
- 4 the second timing signals.
- 1 13. (original) The memory system of claim 12 wherein the oscillating frequency of the first

14082366641

2	timing signal is an integer multiple of the oscillating frequency of the second timing
3	signals.

- 14. (original) The memory system of claim 1 wherein at least one of the memory elements 1 comprises a memory module having a plurality of discrete memory devices mounted 2 3 thereon.
- (original) The memory system of claim 1 wherein at least one of the memory elements 1 comprises a plurality of memory modules coupled in parallel to the respective second 2 3 signal path.
- 16. (original) The memory system of claim 1 wherein at least one of the memory elements 1 comprises a discrete semiconductor memory device. 2
- 17. (Previously amended) A method of operation within a memory system, the method 1 2 comprising:
- transmitting multiplexed data from a memory controller to an interface device at a first data 3 rate via a signal path that is permanently terminated at the interface device; 4
- demultiplexing the multiplexed data into a plurality of data subsets within the interface 5 6 device; and
- transmitting the each of the data subsets from the interface device to a respective one of a 7 plurality of memory elements at a second data rate. 8
- 18. (original) The method of claim 17 wherein the second data rate is lower than the first data 1 2 rate.

1	19.	(original) The method of claim 17 wherein the first data rate is an integer multiple of the
2		second data rate.

- 20. (original) The method of claim 17 further comprising receiving the multiplexed data within the memory controller.
- 1 21. (original) The method of claim 17 further comprising receiving a plurality of data values
  2 from a host device, and wherein transmitting multiplexed data from the memory controller
  3 to the interface device comprises transmitting the plurality of data values to the interface
  4 device in respective time intervals.
- 1 22. (original) The method of claim 17 wherein demultiplexing the multiplexed data into a
  2 plurality of data subsets comprises allocating multiplexed data received in the interface
  3 device during a first time interval to a first one of the data subsets and allocating
  4 multiplexed data received during a second time interval to a second one of the data subsets.
- 1 23. (Previously amended) An interface device for use in a memory system, the interface 2 device comprising:
- a first input/output (I/O) port to receive multiplexed data from a memory controller at a

  first signaling rate via a signal path that is permanently terminated at the interface

  device;
- demultiplexing circuitry to demultiplex the multiplexed data into a plurality of data subsets;
  and
- 8 a plurality of second I/O ports to output the plurality of data subsets to respective memory

9	elements at a second signal	ing rate.
---	-----------------------------	-----------

- 1 24. (original) The interface device of claim 23 wherein the second signaling rate is slower than
- 2 the first signaling rate.
- 1 25. (original) The interface device of claim 24 wherein the first signaling rate is an integer
- 2 multiple of the second signaling rate.
- 1 26. (original) The interface device of claim 23 wherein the interface device is implemented in
- 2 a dedicated integrated circuit device.
- 1 27. (original) The interface device of claim 23 wherein the demultiplexing circuitry is
- 2 configured to allocate multiplexed data received during a first time interval to a first one of
- 3 the data subsets and to allocate multiplexed data received during a second time interval to
- 4 another one of the data subsets.